Learn more about UC TechAlerts – Subscribe to categories and get notified of new UC technologies

Browse Category: Computer > Hardware

Categories

[Search within category]

Synaptic Resistor With Signal Processing, Memory, And Learning Functions

Researchers led by Yong Chen from the Department of Mechanical and Aerospace Engineering have developed an artificial synapse for neuromorphic chips that have integrated logic, memory, and learning capabilities.

ABSTRACT: High density molecular memory device

Brief description not available

A New Signal Analysis Method For Angle Of Arrival Estimation, Tracking, Localization, And Head Counting With Rf Signals

A new framework that enables the estimation of the AoA of signal paths from signal sources (both active transmitters and passive objects), with only signal magnitude measurements.

An Efficient Architecture To Compute Sparse Neural Network

UCLA researchers in the Department of Electrical Engineeringhave developed a novelhardware architecture for computing sparse neural networks.

Deep-Learning Accelerator And Analog Neuromorphic Computation With CMOS-Compatible Charge-Trap-Transistor (CTT) Technique

UCLA researchers from the Department of Electrical Engineering have invented a charge trap transistor based computing architecture for neural networks applications.

An Implantable Electrocorticogram (ECoG)-Brain-Computer Interface System for Restoring Lower Extremity Movement and Sensation

A fully implantable brain-computer interface (BCI) with onboard processing to control a robotic gait exoskeleton as a walking aid for individuals with chronic spinal cord injury (SCI). This technology would alleviate SCI patient’s dependence on wheel chairs, reducing the risk of secondary medical complications that account for an estimated $50 billion/year in healthcare costs.

Robust High Speed Analog QAM Demodulator for Advanced Wireless Applications

Wireless applications are witnessing major advancement in fields like virtual reality and cellular phones, thus requiring much higher data transfer speed. This technology is a novel architecture for wireless receivers that accommodates such targeted high data rates, while maintaining a cost efficient design; power efficient while still utilizing simple circuits design, through replacing complicated digital blocks with innovative analog ones.

Very High Energy Density Silicide-Air Primary Batteries

UCLA researchers in the Department of Materials Science and Engineering, and Department of Chemistry and Biochemistry have developed a new family of silicide based anode materials for high energy density metal-air primary batteries.

Strained Voltage-Controlled Magnetic Memory Elements and Devices

Researchers under Kang Wang at UCLA have verified through computational calculations that manipulation of strain in materials used in and around the magnetic tunnel junction interface (MEJ) can be used to increase the magnitude of voltage controlled magnetic anisotropy (VCMA) and subsequently lower the required switching voltage required in MEJ based memory systems.

Anti-Ferromagnetic Magneto-Electric Spin-Orbit Read Logic

UCLA researchers in the department of Electrical Engineering have developed a novel magetoelectric device for use as a spin transistor.

A Single-Shot Network Analysis Method For The Characterization Of Opto-Electronic And Electrical Devices And Systems

UCLA researchers in the Department of Electrical Engineering have developed a single-shot network analysis method that can perform both time and frequency domain measurements of non-linear behavior of various optical or electrical devices and systems within significantly reduced test time.

Hollow Plastic Waveguide ("Wave Cable") Based High Speed And Low Power Data Center Inter-Server Link

UCLA researchers in the department of Electrical Engineering have developed a novel and inexpensive plastic interconnect for high efficiency communication within data centers.

Respiratory Monitor For Asthma And Other Pulmonary Conditions

A patch sensor that is able to continuously monitor breathing rate and volume to diagnose pulmonary function and possibly predict and possibly prevent fatal asthma attacks.

Millimeter-Wave CMOS Transceiver with PCB Antenna for Contactless Wave-Connectors

UCLA researchers in the Department of Electrical Engineering have developed a novel interconnect solution that allows for high data bandwidth, compact form-factor, reduced power consumption and universal compatibility to existing interconnect practices.

A simple, accurate and inexpensive device pointing system using head tilt gesturing

Current device pointing systems, which control the movement of cursors on screens, suffer from several drawbacks which often preclude their use by individuals with special needs or medical conditions. This UCI invention describes a simple, inexpensive “head mouse” that, in combination with proprietary software, tracks the position of the head relative to the body, allowing for full control of a pointing device.

A Circuit-Based Scalable and Low-Complex Optical Datacenter Network

The ever‐increasing bandwidth requirements of modern datacenters have led researchers to propose networks based upon optical circuit switches, but these proposals face significant deployment challenges. In particular, previous proposals dynamically configure circuit switches in response to changes in workload, requiring network‐wide demand estimation, centralized circuit assignment, and tight time synchronization between various network elements— resulting in a complex and unwieldy control plane. Moreover, limitations in the technologies underlying the individual circuit switches restrict both the rate at which they can be reconfigured and the scale of the network that can be constructed; a new approach is necessary.

Resistive Memory Write and Read Assistance Using Negative Differential Resistance Devices

UCLA researchers in the Department of Electrical Engineering have developed a new design of read and write circuitry using negative differential resistance devices to improve the performance of resistive memories.

Data Shepherding: Cache Design For Future Large Scale Chips

The ability of a central processing unit to store frequently-used data in nearby, easily accessible cache data banks has revolutionized computational performance, though their effective implementation in multicore processors has become a technological challenge. Researchers at UCI have developed a new means of data caching that is fully applicable to multicore processors, and offers reduced memory access time over standard techniques.

Automated Reconstruction Of The Cardiac Chambers From MRI

This is a fast, fully automated method to accurately model a patient’s left heart ventricle via machine learning algorithms.

Monitor Alarm Fatigue Allevation By SuperAlarms - Predictive Combination Of Alarms

UCLA researchers in the Department of Neurosurgery have developed a method that is capable of mining a collection of monitor alarms to search for specific combinations of encoded monitor alarms to predict certain adverse event, such as in-hospital code blue arrests or other target events.

Air-Cavity Dominant Vertical Cavity Surface Emitting Lasers

Vertical-cavity surface-emitting lasers (VCSELs) have many applications, including potential use in optical coherence tomography (OCT) and optical fiber communications.  Both fields are rapidly growing and there is a need for widely-tunable VCSELs than can be used as the wavelength-swept sources in OCT.  One technique that could increase the tuning range of a VCSEL would be to use an engineered semiconductor-air- coupling (SAC) interface.  However, a concern is that engineering the SAC region in a tunable VCSEL would cause the laser threshold to sharply increase.  Therefore, researchers have not pursued that approach.  Instead, researchers have applied an anti-reflection (AR) layer at the semiconductor-air interface or modified the layer orders in the top distributed Bragg reflector (DBR) to extend the tuning range.  However, the AR layer has to be one quarter-lambda thick with refractive index close to the square root of the product of the semiconductor refractive index and the refractive index of air. Researchers have developed a novel layer structure for vertical-cavity surface-emitting lasers (VCSELs) which further enable its use for widely wavelength-swept coherent light sources and multiple-wavelength VCSEL arrays. This design has recently led to a record-breaking tuning range for electrically-pumped VCSELs.

Mechanical Process For Creating Particles Using Two Plates

UCLA researchers in the Department of Chemistry and Biochemistry & Physics and Astronomy have developed a novel method to lithograph two polished solid surfaces by using a simple mechanical alignment jig with piezoelectric control and a method of pressing them together and solidifying a material.

Two-Dimensional Patterning Of Integrated Circuit Layer By Tilted Ion Implantation

The proliferation of information technology (IT) – which has had dramatic economic and social impact – has been enabled by the steady advancement of integrated circuit (IC) technology following Moore’s Law, which states that the number of transistors on an IC “chip” doubles every two years. In other words, the primary reason for increasing the number of components (transistors) on a chip is to lower the manufacturing cost per component. Increased integration also has the benefits of providing for improved system performance and energy efficiency. Therefore, the semiconductor industry has steadily scaled linear transistor dimensions, by a factor of approximately 0.7´ with every new generation of manufacturing technology, over the past 50 years. The most advanced chips today comprise over 10 billion transistors within an area of a few cm2. The pace of IC technology advancement has slowed down for the most recent generations, however, due to fundamental limits of the conventional photolithographic patterning process. Double-patterning techniques such as “self-aligned double patterning (SADP)” are used today to pattern IC layers with sub-45 nm feature size and minimum pitch, well below the wavelength of light used in the photolithography process. These techniques involve many additional steps, including extra lithography and etching processes, however, which result in increased cost of patterning.  To address the issue of increasing patterning cost, researchers at the University of California, Berkeley have developed a new method for patterning an IC layer with minimum feature pitch smaller than the minimum pitch of the photolithographic process and with minimum feature size smaller than the lithographic resolution limit, using well-established planar processing techniques.  A significant advantage of this new method is that it can be used to define two-dimensional layout patterns, which can provide for more compact integrated circuits.

Interposers Made From Nanoporous Anodic Films

Many electronic devices rely on integrated circuits, whereby different electrical components are incorporated into a single chip and connected to one another through interposers. Researchers at UCI and Integra have developed a new interposer that allows for a high density of electrical connections, and whose fabrication is cheaper and easier than conventional methods.

Synthesis Technique to Achieve High-Anisotropy FeNi

Researchers at the University of California, Davis have developed an innovative synthesis approach to achieve high anisotropy L1 FeNi by combining physical vapor deposition and a high speed rapid thermal annealing (RTA).

  • Go to Page: