

Strain Gated Molybdenum Disulfide Field Effect Transistor With Edge Contacts

Tech ID: 33627 / UC Case 2017-489-0

PATENT STATUS

Country	Type	Number	Dated	Case
United States Of America	Issued Patent	10,263,107	04/16/2019	2017-489

FULL DESCRIPTION


Background

Strain engineering is a process that can improve the performance of transistors by modifying the materials to enhance electron mobility. Silicon transistors benefit from strain engineering, but their 3D structure limits the amount of strain they can withstand. Transition metal dichalcogenides (TMDCs), which are only a few atoms thick, tolerate much higher levels of strain - making them good candidates for strain engineering.

Technology

UCR team led by Prof. Cengiz Ozkan has demonstrated a novel strain-gate molybdenum disulfide (MoS2) field effect transistor (FET) by applying a silicon nitride stress liner - an industry compatible process used to improve performance of silicon transistors. The team found that increasing tensile strain in the bilayer MoS2 decreased the conduction band gap thereby significantly increasing the electron mobility and the electrical performance of the MoS2 transistors.

Image



Gate transfer plots (d to f) with the linear axis on the left in black color and the log axis on the right in blue. The curves with filled markers correspond to a V_{DS} bias of 1V; those with empty markers have V_{DS} of 100 mV.

ADVANTAGES

- Industry compatible method for improving the performance of MoS2 transistors for use in logic devices.
- 58% increase in electron mobility and 46% increase in on-current magnitude, i.e., the amount of electrical current that can flow through.
- One-dimensional edge contacts achieves a higher yield of working transistors with improved performance repeatability.
- Resistant to defects often found on natural MoS2 crystals.

CONTACT

Venkata S. Krishnamurty
venkata.krishnamurty@ucr.edu
tel: .

OTHER INFORMATION

KEYWORDS

strain engineering, transition metal
dichalcogenides, MoS2, Molybdenum
disulfide, field effect transistors, FET,
electron mobility, silicon nitride, edge
contacts, band gap

CATEGORIZED AS

- [Materials & Chemicals](#)
 - [Electronics Packaging](#)
- [Semiconductors](#)
 - [Design and Fabrication](#)
 - [Materials](#)
 - [Processing and Production](#)

RELATED CASES

2017-489-0

► The method does not require external strain inducing equipment and could potentially be applied to other TMDCs to enhance their electrical properties.

SUGGESTED USES

Scaling performance of transistors

INVENTOR INFORMATION

Please review all [inventions by Prof. Ozkan](#) and his team at UCR.

RELATED MATERIALS

► [Strain Gated Bilayer Molybdenum Disulfide Field Effect Transistor with Edge Contacts](#)

University of California, Riverside
Office of Technology Commercialization
200 University Office Building,
Riverside,CA 92521
otc@ucr.edu
<https://research.ucr.edu/>