

Quarter-Rate Serial Link Receiver with Low Aperture Delay Samplers for High Data Rate Applications

Tech ID: 29338 / UC Case 2018-495-0

ABSTRACT

Researchers at the University of California, Davis have developed a quarter-rate serial link receiver with low aperture delay samplers for use in high-speed serial link interconnects in network systems. This receiver decreases the parasitic capacitances that result from threshold adjustments and can drastically decrease the amount of power required for high data rate applications.

FULL DESCRIPTION

Serial links are used for connections between chips in networked systems and are important in multimedia sharing, cloud computing, virtual reality (VR) and other high use network systems. Traditional serial link receivers use equalizers, for example, half rate continuous-time linear equalizer (CTLE) with decision feedback equalizer (DFE), to reduce inter-symbol interference (ISI). Next-generation data rates, however, will require higher speeds and the currently employed half rate receivers will be inefficient and require more power.

Researchers at the University of California, Davis have designed a quarter-rate serial link receiver with much lower aperture delays in the samplers for use in high data rate applications. This design ensures that almost no noise affects the data and that the power consumption of the serial link is unchanged due to the increased speeds by utilizing offset calibration and DFE threshold adjustment. The full quarter-rate architecture saves more than a half of power consumption compared to half-rate architecture and the combination of DFE threshold adjustment and the sampler offset calibration improves system performance without introducing excessive parasitic capacitance. This new scheme has been successfully simulated and confirmed to achieve better eye-open performance while consuming less power compared to traditional half rate equalization.

APPLICATIONS

- ▶ Technologies that require a quasi-noiseless transmission of data within a networked system
- ▶ Decreasing the latency and power usage in virtual reality headsets and other wireless devices
- ▶ Improving energy efficiency and performance of cloud computing clusters

FEATURES/BENEFITS

- ▶ Decreases the power consumption of a serial link by taking away unnecessary parasitic capacitances
- ▶ Improved noise reduction due to threshold adjustment and offset calibration

CONTACT

Andrew M. Van Court
amvancourt@ucdavis.edu
 tel: .



INVENTORS

- ▶ Liu, Chang
- ▶ Liu, Xiaoguang

OTHER INFORMATION

KEYWORDS

serial link receiver,
 networked systems, half
 rate continuous-time
 linear equalizer, CTLE,
 decision feedback
 equalizer, DFE, inter-
 symbol interference, ISI,
 parasitic capacitance,
 high data rate
 application, high-speed
 serial link

CATEGORIZED AS

- ▶ **Communications**
- ▶ **Networking**

RELATED CASES

2018-495-0

PATENT STATUS

Country	Type	Number	Dated	Case
United States Of America	Issued Patent	11,018,845	05/25/2021	2018-495
United States Of America	Published Application	20210160043	05/25/2021	2018-495

ADDITIONAL TECHNOLOGIES BY THESE INVENTORS

- ▶ [Portable Heart Motion Monitor](#)
- ▶ [On-Chip Platform for Single-Molecule Electrical Conductance Measurements](#)
- ▶ [Using Contact Doppler Radar to Monitor PA Pressure in Heart Failure Patients](#)
- ▶ [Absorptive Microwave Bandpass Filters](#)
- ▶ [Field Effect Bipolar Transistor](#)
- ▶ [A Novel High-Qu Octave-Tunable Resonator And Filter With Lumped Tuning Elements](#)

University of California, Davis

Technology Transfer Office

1 Shields Avenue, Mrak Hall 4th Floor,

Davis,CA 95616

Tel:

530.754.8649

techtransfer@ucdavis.edu

<https://research.ucdavis.edu/technology-transfer/>

Fax:

530.754.7620

© 2018 - 2021, The Regents of the University of California

[Terms of use](#)

[Privacy Notice](#)