

Warp Processors: Dynamic Hardware/Software Partitioning


Tech ID: 21788 / UC Case 2004-390-1

PATENT STATUS

Country	Type	Number	Dated	Case
United States Of America	Issued Patent	7,356,672	04/08/2008	2004-390

FULL DESCRIPTION

Traditional microprocessor software bits represent sequential instructions that are executed by a programmable microprocessor. A computation may execute faster on an FPGA than as sequential instructions on a microprocessor because a circuit allows concurrency from the bit to the process level.



Prof. Vahid’s dynamic approach allows techniques associated with dynamic software optimization to be applied to hardware/software partitioning. The profiler, compiler and synthesis tools are entirely on-chip, so that warp processor partitioning does not require extra designer effort or disruption to standard tool flow.

Prof. Vahid’s invention has immense commercial applications as almost any kind of microprocessor-based technology can utilize the benefits of warp processing including video and audio processing, bioinformatics, mainframe computers and even TV’s.

CONTACT

Brian Suh
Brian.Suh@ucr.edu
tel: [951-827-5578](tel:951-827-5578).

INVENTORS

- ▶ Lysecky, Roman
- ▶ Stitt, Greg
- ▶ Vahid, Frank

OTHER INFORMATION

KEYWORDS

Microsoftware, Microprocessor, FPGA

Circuits

CATEGORIZED AS

- ▶ [Computer](#)
- ▶ [Software](#)

RELATED CASES

[2004-390-1](#)

ADDITIONAL TECHNOLOGIES BY THESE INVENTORS

► [Warp processor for dynamic translation of binaries to FPGA circuits](#)

University of California, Riverside
Office of Technology Commercialization

200 University Office Building,
Riverside, CA 92521

otc@ucr.edu
research.ucr.edu/

[Terms of use](#) | [Privacy Notice](#) | © 2011 - 2016, The Regents of the University of California